BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:Europe/Stockholm
X-LIC-LOCATION:Europe/Stockholm
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=-1SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=10;BYDAY=-1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20220812T074357Z
LOCATION:Samarkand Room
DTSTART;TZID=Europe/Stockholm:20220629T140000
DTEND;TZID=Europe/Stockholm:20220629T160000
UID:submissions.pasc-conference.org_PASC22_sess141@linklings.com
SUMMARY:MS6B - Accelerating HPC Workloads with FPGA Reconfigurable Hardwar
 e
DESCRIPTION:Minisymposium\n\nNowadays, accelerator devices, namely GPUs, a
 re the workhorse for floating point intensive applications, such as machin
 e learning and large computational simulations. Furthermore, these devices
  are also energy efficient, which is critical for the upcoming exascale er
 a of computation. Reconfigurable hardware such as Field Programmable Gate 
 Arrays (FPGA) present a promising alternative solution for increased perfo
 rmance per watt. The advancement of high-level synthesis techniques combin
 ed with well-known parallel programming APIs (e.g., OpenCL) now allows HPC
  software developers to express program logic, parallelism, and data depen
 dencies, using familiar paradigms as opposed to the traditional Hardware D
 escription Language (e.g. Verilog, VHDL) approach typically more suited to
  hardware designers. The goal of the minisymposium is to gather researcher
 s and developers to discuss their experiences with application development
  on FPGA devices. It will serve to review the current state-of-the-art and
  trends of developments in this domain by engaging with experts in the fie
 ld, facilitating knowledge transfer and possible collaborations. Speakers 
 will be requested to describe their experience, the implemented techniques
 , and the eventual new developments, which will cover a wide range of pers
 pectives, including those from domain scientists and technical engineers.\
 n\nScalable Multi-FPGA Design for Distributed Processing of Scientific Wor
 kloads in Shallow Water Simulations\n\nFaj\n\nRepresenting data in unstruc
 tured meshes is a common approach to discretize complex geometries for sci
 entific simulations. Since adjacency information must be explicitly define
 d in such meshes, efficiently processing them requires high memory bandwid
 th, in order to keep computational resources const...\n\n-----------------
 ----\nACCL: FPGA Accelerated Collectives Communication Library\n\nO'Brien\
 n\nWe present ACCL, an open-source FPGA-accelerated communication collecti
 ves library designed to serve distributed applications running primarily o
 n Xilinx FPGAs. Compared to previous collective communication solutions fo
 r FPGA, ACCL is flexible and extensible, easily portable, and fast. We eva
 luate A...\n\n---------------------\nInvestigation of IFS Microphysics Par
 ameterisation on FPGA\n\nReuter, Lange, Marsden\n\nThe cloud microphysics 
 parameterisation from the IFS weather prediction suite was ported to FPGA 
 during the EuroEXA project. This large Fortran-based kernel was ported to 
 the Max5 dataflow engine and implemented in the Java-based Maxeler MaxJ la
 nguage. Performance and energy efficiency of the result...\n\n------------
 ---------\nHigh Performance Scientific Computing with Reconfigurable Hardw
 are\n\nDykes, Lazzaro\n\nAs we enter the Exascale era, high performance co
 mputing systems have proven to rely on increasingly heterogeneous resource
 s to maximise performance per watt. Reconfigurable hardware is a promising
  route to energy-efficient performance; however, such hardware has not wid
 ely been adopted for scientif...\n\n\nDomain: Chemistry and Materials, Cli
 mate, Weather and Earth Sciences, Computer Science and Applied Mathematics
END:VEVENT
END:VCALENDAR
